Abstract-Organic light emitting diode (OLED) display is a self-illuminating device that is supposed to be more power efficient than liquid crystal display (LCD). However, OLED display panels consume as much power as LCD panels due to total internal reflection. As the power consumption of the OLED panel depends on the pixel colors, most of the earlier power saving methods alter the pixel colors. In practice, such OLED power saving techniques can hardly accommodate photo viewers and movie players. This paper introduces the first OLED power saving technique that dynamically changes the supply voltage of the panel. Reduced supply voltage results in both power saving and decreased pixel luminance, but model-based color correction restores the decreased luminance with minimum color distortion. This technique is similar to dynamic backlight scaling of LCDs but is based on the unique characteristics of the OLED drivers. We provide an online color compensation algorithm using the luminance histogram. Luminance quantization in the histogram also achieves resource minimization. We develop a prototype and demonstrate the proposed OLED dynamic voltage scaling (DVS). Experimental result shows that the proposed OLED DVS saves up to 74.7% of the display power for the still images and up to 35.9% for movie clips.
D
ISPLAY SYSTEMS are primary sources of power consumption in battery-powered electronics despite the advances in low-power display technologies. As of today, liquid crystal display (LCD) panels are widely used in portable as well as desktop systems. The LCD panels do not illuminate themselves and require a high intensity backlight, which generally consumes a significant amount of power due to low transmittance of the LCD panels [2] , and [3] . On the other hand, an organic light emitting diode (OLED) is selfilluminating using organic light emission material. Therefore, OLEDs should provide higher brightness, higher luminance, faster response, wider viewing angle, and thinner and lighterweight form factors as compared to conventional LCD panels [4] . One of the known major disadvantages of OLED panels was their relatively short lifetime, which has been enhanced to be commercialized. However, the power efficiency of the OLED panels is not as high as expected due to serious total internal reflection. As a result, most OLED smartphone users do not really feel extended battery life from the OLED display.
There have been extensive efforts to reduce the OLED panel power consumption. Most previous works attempted aggressive dimming of a part of the panel to reduce power consumption because the OLED power consumption is directly dependent on the pixel color. As red, green, and blue colors show distinctly different power efficiency, color swapping was also proposed. We summarize the previous work in Section II.
In this paper, we introduce OLED dynamic voltage scaling (DVS). We dynamically change the supply (driving) voltage of the OLED panel and save power. The proposed technique exploits the unique characteristics of the OLED driver circuits. The supply voltage of an OLED driver circuit is set to high enough voltage to support the full luminance of a pixel. An excessive voltage is generally supplied to the most pixels for most of the time, which gives headroom to apply supply voltage scaling. However, we cannot avoid minor pixel distortion because all the pixels have one power supply source, and pixel-level DVS is not allowed. Reduced supply voltage alters the pixel color value even with nonnegative headroom. We restore the original pixel color by using model-based color compensation method.
We summarize major technical contributions of this paper as follows: 1) development of the concept of DVS for the OLED displays; 2) power analysis and modeling of OLED displays; 3) development of the OLED DVS model; 4) image compensation algorithm that minimizes pixel color distortion after DVS; 5) online method based on the luminance histogram and histogram optimization by luminance quantization, and 6) prototype implementation.
The rest of the paper is organized as follows. Section II summarizes previous research on low-power techniques for the display system. Section III introduces characteristics of the OLED cell, driver circuits and the principles of operation 0278-0070/$31.00 c 2013 IEEE of the OLED DVS. Section IV presents a power optimization algorithm while maintaining the image-level distortion within a given tolerance. Section V presents an online OLED DVS method based on the luminance histogram and its optimization. Section VI introduces the prototype implementation, and Sections VII presents the experimental results.
II. Related Work
One of the simplest display power saving method is brightness dimming or timeout-based display turnoff, which is widely used for most commercial products. Such a method can save display power at the direct expense of inconvenience. On the other hand, intensive research has been done to minimize user inconvenience as summarized in Table II . The first two categories of techniques disable the display functionality of the entire panel or part of the panel whereas the last two categories of techniques apply a transformation to the image being displayed.
Most high-level power saving methods are based on idleness of the system. Display does not generally have idleness while it is turned on. Nevertheless, first category methods actively detect idleness of the display detecting human eye gaze by the use of a camera [5] , [6] . These techniques are applicable to any types of display with an interactive application where the user does not always pay attention to the display.
The second category of techniques is dedicated to LCD with zoned backlighting and OLED displays that allow partial display turnoff [7] , [8] . This method is useful for distinguishable foreground and background objects such as multiple windows operating systems. Only active foreground objects have the original backlight luminance and other background or inactive objects have backlight turned off or dimmed [7] . OLED panel can freely change the colors of objects that are out of focus to dark colors [8] .
The third category of techniques is also dedicated to LCD and OLED displays. They attempt content (color) change of the displayed image, exploiting the power consumption difference by the pixel colors [9] , [10] , [11] . LCD panels exhibit around 10% power consumption difference due to change in the displayed colors [12] . In addition, pixel color remapping provides more headroom for backlight dimming and, in turn, higher power saving [9] . Color remapping also has a big impact on the OLED panel power consumption [10] . Unfortunately, color remapping is not always feasible. It is applicable only to the graphics user interface (GUI) and applications not dealing with natural images, photos, or video. Techniques in the last category reduce the backlight luminance and adjust colors to enhance the brightness and/or contrast of the image to compensate the image quality degradation [2] , [3] , [13] , [14] , and [15] . These backlight scaling techniques do not incur noticeable image degradation, nor does it result in a large color change. The LCD backlight scaling is widely used for commercial products nowadays.
Unfortunately, backlight scaling cannot be applicable to self-illuminating display devices such as the OLED panels. A recent works introduces supply voltage scaling of the OLED drivers [1] . This method 1) induces only minimal color change to accommodate display of natural images and 2) is applicable to only the displayed object that is of interest to the users. As the power consumption of an OLED panel is dependent on each pixel color value, existing OLED power management techniques are not capable of altering power consumption of the OLED panel while keeping the pixel color values. Followup research introduces a DVS-friendly OLED driver circuit design [16] . It maintains the cell current when the supply voltage scales by adding additional transistor on the gate side of the driver transistor. This paper is an extension of the basic OLED DVS presented in [1] . Fig. 1(a) shows the typical structure of the OLED cell [4] . The OLED device has a large area, but the thickness of the organic layers between the electrodes is only 100-200 nm. As a result, OLED cells have a large internal capacitance. The value of C cell is typically 200-400 pF/mm 2 . OLED cells have a resistive component for each layer that lies between anode and cathode. An indium tin oxide (ITO) layer is the dominant resistive component. Hence, the parasitic resistor is in series with the internal capacitance. The value of the parasitic resistor is strongly dependent on the design of the ITO electrode (anode). A typical value of the cell resistance is 15 /sq. 1 We calculate the R cell with the cell area and sheet resistance. A simple equivalent circuit obtained with the physical parameters is depicted in Fig. 1(b) . It consists of the parasitic resistor R cell , internal capacitance C cell , and a diode Q cell .
III. Supply Voltage Scaling of OLED Drivers

A. OLED Display Structures and Driver Circuits
There are several ways to classify the OLED driver architectures. Like LCD panels, an OLED panel may have either a passive matrix (PMOLED) or an active matrix (AMOLED) structures. A PMOLED panel has simpler structure and thus lowers cost. However, the practical maximum size is limited, typically up to 3 (roughly, corresponding to 300×240 resolution). PMOLED panels have a row-column structure driver circuit as shown in Fig. 2(a) . There is no storage capacitor in the PMOLED driver circuit. The cell current can be a pulsed current.
In contrast, a thin film transistor (TFT) with a storage capacitor controls every pixel of AMOLED panels similar to the TFT LCD panel as shown in Fig. 2(b) . AMOLED panels can accommodate large size and high fidelity display. The storage capacitors in the driver circuitry are charged up to proper voltage level for the driver transistor in AMOLED panel. The AMOLED driver circuits can be classified in two types: current programming and voltage programming. The voltage programming AMOLED driver circuits are more common in practical applications. The proposed OLED DVS is applicable to both the current and voltage programming OLED panels because it does not affect the behavior of the data signal and storage capacitor, but only adjusts the OLED cell driver supply voltage.
The OLED cell current, I cell , determines the luminance. The cell current is basically controllable by adjusting the cell voltage, V cell . However, we commonly use a constant current driver because the parasitic resistance is of each cell is different. A current mirror circuit forms an amplitude modulation (AM) driver. The AM driver scheme ensures a higher reliability of the OLED cell driving, but requires large area, which results in higher cost.
An alternative way of current control is a pulsewidth modulation (PWM) of the cell current, which is common in the PMOLED panels. The luminance of an OLED cell is dependent on the average value of I cell . PWM driver circuit Fig. 4 . DVS-friendly AM driver circuit [16] .
control the cell current on average by controlling the turnon duty ratio of the driver MOSFET. The image data value corresponds the turn-on duty of the driver MOSFET. The PWM cell current control is inexpensive, but it is known to be less power efficient in high luminance region [4] .
B. V DD Scaling for AM Drivers
The concept of DVS of an OLED panel is to reduce power loss due to V drop by scaling down V DD . Although we scale down the V DD of the AM driver circuit, there is only small change in I cell due to the Early Effect in the AM driver as far as the driving transistor remains in the saturation mode [ Fig. 3(a) ]. The driving transistor is in the triode mode when I cell becomes too large with the scaled V DD . The cell luminance decreases as we scale down V DD in the triode mode, which causes image distortion. In other words, we can reduce the power consumption without distortion by scaling V DD whenever the displayed image does not requires a full contrast.
The power loss of OLED cell is defined by P loss = I cell V drop where V drop is determined by the characteristics of the OLED cell and I cell is determined by the saturation current of the driver transistor. The V DD should be dropped by power dissipation in the driver transistor, and P loss due to V drop is given by
where V f is the forward bias voltage of the diode. Fig. 3(b) shows a SPICE simulation result that estimates P loss with the parameters from [4] . The OLED cell model has V -I characteristics as follows:
with 20 mm 2 active area. We use 200 pF/mm 2 for the C c ell and 15 /sq for the R cell . We estimate P loss with various V DD values while delivering four different I cell values from 1 to 4 mA/mm 2 . The capacitance per area is determined by the vertical dimension of the panel and the permittivity of the materials between the electrodes. A transparent conductor layer typically dominates the resistance. We assume that the indium tin oxide is used for the conductor. We use a different sheet resistance value when the panel is implemented with another transparent conductor material such as aluminium, gallium or indium-doped zinc oxide. We estimate the parasitic values from the material characteristics and physical dimension of the panel. We assume that the power loss due to V drop is mostly dissipated in the driver MOSFET. The simulation result depicted in Fig. 3 (b) shows that P loss is proportional to V DD and I cell as described in (1). Fig. 4 depicts a DVS-friendly OLED driver circuit that is more resilient to supply voltage variations [16] . The DVSfriendly driver makes color distortion happen only when V DD is too low to supply I cell = I data because the bias condition of T 4 is maintained by storage capacitor and V ctrl . So, I cell is equal to I data as long as the V DD is high enough. The DVS-friendly AM driver makes OLED DVS more efficient.
C. V DD Scaling for PWM Drivers
DVS acts a bit differently in a PWM driver [ Fig. 5(a) ]. Scaling V DD down directly affects I cell . We have to restore the luminance of image even with a slight V DD scale. We apply model-based image compensation and restore the luminance. A brighter color makes a higher PWM duty ratio in the PWM driver. The image compensation cannot always restore the original luminance if the original I cell is too large. The maximum possible I cell under the scaled V DD cannot be the same as the original I cell even when the PWM duty ratio is set to 100%. Thus, luminance distortion for some very bright pixels becomes unavoidable. We sacrifice a small display quality by allowing a certain amount of color distortion of the image but save significant amount of power consumption.
With the PWM drivers, V f and R cell determine the maximum value of I cell as follows:
The luminance of the OLED is approximately proportional to the average value of I cell , I cell , which is calculated by
where PWM duty, d = t on /(t on + t off ), and t on and t off are the switch turn on and off durations in a PWM period, respectively. The power loss of an OLED cell during a PWM period is given by
Fig. 5(b) shows a SPICE simulation result to estimate P loss of the PWM driver such that P loss quadratically increases as the V DD and I cell increase as described in (5). We use the same simulation parameters in Section III-B. We estimate P loss with various V DD while delivering four different I cell values from 1to 4 mA/mm 2 .
IV. Power Optimization Considering Image Quality
A. Image Quality and Power Models of OLED Panels
We use human perception-aware color model to evaluate the image distortion. Typical RGB and CMYK spaces reflect the output of physical devices rather than human visual perception. CIE Lab color space is designed to approximate humanperceived vision. It is derived from the CIE 1931 XYZ color space, which reflects the spectral distribution of colors, and can be computed via simple formulas from the XYZ space. Due to its perceptual uniformity, its L component closely matches the human perception of brightness. The Euclidean distance in the Lab color space is widely used as a metric to measure the human perceived color difference [17] .
The XYZ measurement result shows that X, Y , and Z values of RGB pixels are highly correlated (almost linearly proportional) with the cell current or almost constant regardless of the cell current. We build a transformation function using regression analysis, which is given by ⎡
where coefficients a X , a Y , a Z , b X , b Y , and b Z are obtained by performing the regression analysis on the measurement results.
We construct an I cell model for a PMOLED structure OLED panel with a PWM driver based on (3) and (4). The cell current I cell is proportional to V DD and the PWM duty ratio, d, such that
where p 1 , p 2 , and p 3 are characteristic coefficients. We describe the human-perceived image difference with the Euclidean distance in the Lab color space. We transform I xyz = (X, Y, Z) into a Lab color space image such that I lab = (L, a, b) by using the following transform functions [18] : 
where L, a, and b are matrices representing brightness, redgreen content, and yellow-blue content in the 
Finally, the power consumption of the panel whole image are given by
We count the number of pixels that their distortion exceed the given threshold τ pixel as Distorted(ε pixel ) = 1 where ε pixel ≥ τ pixel 0 otherwise (11) where H and W represent horizontal and vertical resolution of the panel, respectively. We use image given by (11) as a imagelevel distortion metric. We maintain image within maximum allowed image distortion, max image , by image compensation while applying supply voltage scaling.
B. OLED Display Characterization
We chose a target OLED panel from Univision Technology [19] , UG-2076GDEAF02, that has a 2.2 display area, a 220×176 resolution and a PMOLED structure with a PWM driver. We measure the relationship between the power consumption and luminance/chromaticity of the OLED panel with various V DD values and pixel colors. We set up the measurement environment as shown in Fig. 6 . We control V DD with a programmable power supply and measure the current with an Agilent 24401A digital multimeter. We use a Konica Minolta CS-200 color meter to measure the luminance and chromaticity of the OLED panel. The experiment is automated by using a National Instruments LabView console. We perform the entire measurement process in a darkroom to block the effect of ambient light. We acquire the coefficients by measurement and summarize them in Table II We visualize a part of characterization data in Fig. 7 . The OLED display achieves the same luminance by adjusting the color value (gray level here) even with different V DD levels. In other words, we can restore the color value with even a reduced V DD , which proves the key premise of DVS for OLEDs. Fig. 7 shows that the OLED panel generates a 70 cd/mm 2 luminance with a 15, 13, 11, and 9 V V DD by setting the gray level to 57%, 59%, 64%, and 77%, respectively. It turns out that the luminance is not affected by V DD when the gray level is below a certain level such as nonlinear region in Fig. 7 . Therefore, we compensate the V DD scaling-induced luminance reduction by modifying image data only in the linear region of Fig. 7 .
C. V DD Scaling and Image Compensation
The transistor in the AM driver is originally designed to operate in the saturation mode. The driver transistor is in the saturation mode though we scale V DD as shown in Fig. 8 as long as V DS is higher than V GS −V T . The saturation mode operation ensures the almost same I cell regardless of changes in the V DD . There is only small change of I cell due to the Early Effect. Consequently, V DD scaling only affects pixels with high brightness as shown in Fig. 8 . High brightness pixels can no longer deliver the same amount of the cell current with a reduced V DD . We need to limit the number of distorted pixels to maintain the image quality, and V DD should be determined under the considerations of the upper bound of the distorted pixels.
We have more potential to save power consumption from V DD scaling with the PWM drivers. We reduce P loss in an OLED cell while preserving the luminance through a reduced V DD and prolonged d according to (3), (4), and (5). The scaled V DD for PWM drivers evenly decreases the luminance of all the OLED cells. At the same time, we restore I cell and the luminance by increasing d in (4) as shown in Fig. 9 . Then we obtain the same I cell with less P loss .
The Lab color space regards two different colors perceptually identical when the Euclidean difference between the two color points is less than a certain threshold. The threshold is generally determined by the human vision characteristics and environmental conditions, and the user also can determine it. We formulate an optimization problem to find a trans- formed image I = (R , G , B ), and V DD that maximize the power saving subject to a threshold for distinguishing two colors. The pixel distortion threshold, τ pixel , can be thought of as the maximum allowable average Euclidean distance image between the original and compensated images. We develop an iterative algorithm to find the solution with image quality and power model of the OLED display as shown in Algorithm1. The 'Original' dot in Fig. 10 represents the original V DD and gray level. The dot moves straight down by V DD scaling [ Fig. 10(a) ], losing luminance and consuming less power. The image compensation [ Fig. 10(b) ] recovers the luminance with a higher gray-level value. This new gray-level incurs higher power consumption, but the 'Scaled' dot eventually exhibits lower power consumption than that of the "Original" dot while having the same luminance. As the available voltage levels are limited desecrate values, V DD and gray level are discrete, too. Algorithm 1 depicts how to iteratively derive the optimal discrete V DD and gray scale level.
The major computational overhead of OLED DVS is the estimation of the image distortion and calculation of image compensation. We derive them by using a pregenerated image data mapping table depending on the characteristics of the OLED panel and the driver architecture [2] . The number of color values and V DD levels determine the table size. These parameters strongly affect the performance obtained by the proposed OLED DVS scheme such as delay penalty to display/update an image on the OLED panel and power saving. We introduce a design optimization of the OLED DVS system considering power, image quality, and required resources in Section V. 
V. Hardware Support for Online OLED DVS
We design hardware support unit for an online OLED DVS control. We use pixel luminance histogram and build an image data mapping table with the scaled V DD as the input and estimates of the image distortion as the output. The estimation identifies pixels having higher luminance value that cannot be produced with the scaled V DD even after image compensation.
We count the number of pixels from the brightest one to limit the image distortion within max image . More precise characterization result is obtained with smaller intervals in the histogram [3] . We estimate the side effect in power saving from the histogram quantization interval and derive the most efficient quantization granularity. (12) where H L (i) represent the number of pixels whose luminance value is i, and D(i) represents the corresponding distortion value. Pixels with the luminance higher than L T [ Fig. 11(1) and (2) Fig. 11(3) ] are restored by the image compensation.
A. Estimation of Image Distortion
Histogram quantization in image compensation [3] affects the upper limit of luminance that is not distorted by the V DD scaling. Let us denote the luminance value with a quantized We analyze the amount of power saving sacrificed due to histogram quantization by the interval step, N. This is a guidance to obtain the optimal design of histogram calculator considering accuracy and overhead. The difference between P loss and P loss by V DD and V DD is power saving, which is given by
where d is determined by following equation to supply the same average I cell with V DD and 
where j represents the corresponding L N T value for j, which is given by
and the number of distorted pixel are calculated by
We calculated d, V * DD , and V * N DD from (4), (6), (10) and (8) . We denote the probability such that k-th interval in the histogram without quantization has l k pixels where L T = j by Pr(l k , j), which is given by
where N pixel is the total number of OLED cells on the panel, N T is the number of pixels that have higher luminance than L T , and the value of L is uniformly distributed from L 0 to L max . Without loss of generality, each binomial probability mass function component in (19) can be approximated to the normal distribution because N pixel is large enough and N pixel · (1/L max ) is far greater than 10 as far as N T is smaller than 10 % of N pixel . Fig. 12 shows Exp( P loss ) for different n in a 220 × 176 display panel with max image corresponding to the 10% of totally distorted pixels. The less power saving due to the side effect exponentially decreases as n increases. We obtain the expected power saving with n-interval histogram by
where the max(V DD ) is 15 V which is used in the implementation.
Each histogram interval requires a counter register that can accommodate N pixel . We consider the number of register and calculate P saving per counter, P saving /n, to consider resource complexity. As shown in Fig. 12 , P saving /n decreases as n > 4. We confirm that 4-step histogram shows the most efficient results for the target OLED system.
B. V DD Transition Overhead
Transition energy overhead in a DVS-enabled system was carefully studied in [20] . When V DD range is from 8 to 15 V with a 22 μF output bulk capacitor in the DC-DC converter (which is used in our implementation), the required energy to charge the output bulk capacitor is about 0.76 mJ. The maximum voltage transition frequency is determined by the refresh rate of the OLED panel. If we use 60 Hz refresh rate, then the expected power overhead for the voltage transition is about 46 mW. However, as indicated in [20] , the extra energy consumed as a result of scaling up V DD can be compensated for by the V DD downscaling. Consequently, the expected amount of wasted energy is negligible for random V DD change.
Modern DC-DC converter requires a few tens of Î¼s for a voltage transition within the operating range [20] . OLED display panels have idle intervals during Vertical frame synchronization signal (VSYNC) period. The length of each VSYNC period is typically about 3 Horizontal line synchronization signal(HSYNC) cycles, and the HSYNC is asserted at the end of horizontal scan. Consequently, VSYNC period is about nine horizontal scan cycles. The length of data transfer cycle is determined by the refresh rate and the display size. If we use 60 Hz refresh rate in 1920×1200 display, then the idle period between the refresh operation is about 130 μs. Therefore, the voltage transition is feasible during the idle period even when we use a large-size panel.
C. Power Conversion Efficiency for OLED Power Supply
We select a commercial switching-mode boost converter to characterize the power converter for the OLED display panel. We choose the LT3495 from Linear Technology which is used in the prototype. We estimate the power efficiency of the boost converter by using the power loss model introduced in [21] . We use the physical parameters of CDMC6D28NP-4R7MC power inductor from Sumida corporation [22] , B120/B rectifier diode from Diodes Inc. [23] , and several capacitors form Taiyo Yuden [24] . The simulation parameters are summarized in Table III. The efficiency simulation result is illustrated in Fig. 13 . We change the V DD from 5 V (input voltage) to 15 V output voltage. The output current is up to the maximum rating of LT3495. It shows that the efficiency is very small output current due to the static power consumption of the boost converter including controller power and switching power. The efficiency gradually decreases after peak point because of the conduction loss. The input voltage affects the duty ratio of the PWM switch control and degrades the efficiency as the difference between the input and output voltage increasing.
VI. Implementation
A. Hardware Implementation
We develop a hardware board which enables V DD scaling and the image compensation for the target OLED display panel. This platform equips two output voltage adjustable DC-DC converters for an UG-2076 OLED display panel. We modify the output voltage feedback loop of a LT3495 DC-DC converter by using an AD5161 digital potentiometer 
B. OLED DVS System-on-Chip
We implement a system-on-chip (SoC) on the FPGA as shown in Fig. 15 . The SoC consists of an ARM7 microprocessor, a DDR SDRAM interface, an on-chip SRAM framebuffer, a histogram calculator, an image data processor, a V DD controller, and a SPI interface. The microprocessor transfers the image data to the framebuffer, and the AHB master interface provide the frame data to the OLED display panel interface according to the sweep rate of the OLED display panel. The histogram calculator finds the optimal V DD by constructing the histogram of the pixel data. According to the value obtained by the histogram calculator, the V DD controller adjusts the output voltage of the V DD regulator through the SPI interface, and the image data processor modifies the pixel data synchronized with each other.
The histogram calculator builds a luminance histogram of the image for each color. The voltage scaling causes image distortion and the image compensation recovers the displayed image by changing the data. The remaining image distortion after the image compensations applied finally determines the image distortion with the scaled voltage. We implement the prototype with pre-determined discrete supply voltage levels and scale the supply voltage with a given distortion threshold and maximum allowed image distortion. The proposed OLED DVS selects the minimum voltage that can keep the image distortion within the allowed range. The analyzer consists of pixel counters and tolerance values. The number of histogram step is configurable during the design time, and the tolerance values can be changed during runtime. We separately maintain the tolerance values in the linear and nonlinear region according to the relation between the luminance and V DD as shown in Fig. 7 . We estimate the image distortion from the image histogram and select the V DD level.
To implement the OLED DVS controller unit with the reasonable amount of resources, We have used a piecewise linear model to map the color value with the different V DD and four voltage step in our OLED DVS unit implementation. The piecewise linear model is implement by using content multiplier and adder, and the image data mapping colors ×4 voltage step) entries for the image data mapping table. However, we just use 48 entries with the piecewise linear model. The number of piece in the model and the coefficients are synthesizable in our implementation.
The OLED DVS unit accepts the V DD level and original image data as an input, and generates compensated a image data value. The unit calculate the average image distortion based on the histogram analysis for each voltage step, and the select the V DD while maintaing the image distortion within given range. The V DD controller adjusts the output voltage of the DC-DC converter by changing the value of feedback resistance. We connect the digital potentiometer to the feedback input of the DC-DC converter. The resistance value of The OLED DVS unit performs the supply voltage scaling and image compensation operations simultaneously. The image histogram is generated while the image data being transmitted to the panel, and the supply voltage is determined and changed according the histogram during the frame sync porch period as shown in Fig. 16 . We obtain the silicon area and estimated power consumption value for the OLED DVS controller unit by using synopsys design complier with TSMC 45 nm technology library. The results are summarized in Table IV. The OLED DVS controller unit is implemented on a FPGA for the evaluation. Table V summarizes the space complexity of the DVS-enabled OLED display panel controller synthesized in the FPGA. We measure the average power consumption of the Xilinx XUPV5-LX110T platform when the OLED DVS module is on and off with the same image sequence. The difference between the power consumption of OLED DVS enabled and disabled display controller is 46 mW that corresponds to 0.73% on FPGA implementation. The synthesis result shows that the OLED DVS enabled system requires 7.66% more slices (CLBs).
VII. Experiments A. Simulation Result for OLED Display with AM Driver
The implemented prototype equips PWM driver-based OLED display. We perform a simulation to evaluate the effect of OLED DVS with AM driver-based OLED display. Fig. 18 shows the I-V characteristics of the driver gate. Based on the driver gate characteristics presented in Fig. 18 and optical characteristics presented in Section IV-B, we evaluate the OLED DVS with several standard test images. Fig. 19 shows the result for a Lena, a mandrill, a boat, and an airplane. We use the characterization result presented in section IV-B to calculate the power consumption and image distortion. The images in first row in Fig. 19 are original test images. The second row is V DD -scaled images constrained by the maximum allowed image distortion. We calculate the average image distortion by (11) . We set the pixel distortion threshold as 0.05 and the image distortion threshold as 5%. The average power saving is 37%.
As described in Section IV-C, we cannot compensate the image distortion with the AM driver circuit due to the current mirror operation in the saturated region. Therefore, the distortion of bright pixel is not avoidable. We show the location of distorted pixels in the last row of Fig. 19 . The distorted pixels are represented by color inversion. We can see that the bright parts of the images are distorted.
We evaluate the histogram-based OLED DVS by simulation. Fig. 20 shows the V DD scaling and estimated power result for the movie clip. We use 10 s of movie clip from 'How to Train Your Dragon.' The movie clip is carefully chosen to contain bright scenes and dart scenes keeping the balance. V DD is scaled up to 9 V while play the movie clip. The original movie clip with 15 V V DD shows 5.45 J energy consumption during 10 s, and the movie clip with a 0.05 distortion constraint shows 3.54 J.
B. Measurement Result for OLED Display with PWM Driver
We evaluate the power gain and resultant image quality from the proposed OLED DVS on real still images and image sequence from a movie clip. Fig. 21 shows the experimental setup with the implemented prototype. Fig. 22 summarizes the result for the still images. We capture the displayed images on the target OLED display panel by digital camera. The Lena and mandrill images have a typical balanced color distribution while the boat and airplane images have a severe skew toward the bright colors, which is challenging for the OLED DVS. The originally high luminance pixels are saturated to the maximum luminance as shown in the compensated images and histograms. The saturated pixels result in the image distortion, but the overall image quality is not appreciably altered within the threshold value. The Lena image shows 52.5% power saving as compared to the original image while V DD being scaled down from 15 to 8.7 V and with nearly zero color distortion. The mandrill image shows 74.7% power saving while V DD being scaled down from 15 to 8.6 V and with 300 as the average distortion. The boat image shows 71.3% power saving V DD being scaled down from 15 to 9.6 V and with 300 as the average distortion. As for the worst case among the benchmarks, the airplane still exhibits 21.8% power saving compared to the original image with 15 V V DD .
We have obtained the average power saving of the movie clips which have difference average luminance values. Table VI summarizes the result of the experiments. We visualize behavior of OLED DVS unit showing the power and voltage profile for Movie Clip 1 in Fig. 23 . The original movie clip with a 15 V V DD shows 7.44 J energy consumption during 10 s, and a movie clip with a 1%, 5%, and 10% maximum allowed image distortion show 5.51 J, 4.77 J, and 4.24 J, respectively. We set the pixel distortion threshold as 0.05. The pixel distortion threshold and maximum allowed image distortion limit the possible lowest supply voltage for the given image, and affect the power consumption of the OLED panel. The supply voltage may be scaled down to lower voltage with higher tolerance value as shown in Fig. 23(a)-(d) . Fig. 23(e) shows the luminance characteristics of the displayed image sequence. We achieve higher power reduction with lower average luminance images in general.
According to the boost converter efficiency model introduced in Section V-C, we can also expect 0.4%, 0.6%, 0.6%, 0.5%, and 0.6% power conversion efficiency improvement for movie clip 1 to 5, respectively. We should consider the effect of the component-level low-power techniques on the systemlevel power efficiency and battery lifetime when we integrate the component-level low-power techniques. The average power saving in the movie clip experiment is 30.3%. It is reported that the power portion of the display is approximately 43.4% in a modern smartphone development platform with 5" size display [25] , [26] . Therefore, the estimated system-level power reduction is approximately 13.2% for modern smartphones. According to Peukerts law, the battery lifetime, L batt , can be approximated by L batt = C batt /I b batt where I batt , C batt , and b are the discharging current, battery capacity, and correction factor, respectively. The value of b is usually obtained from experiments and lies between 1.2 and 1.7 for the most batteries [27] . The 13.2% power reduction is equivalent to 18.5% battery lifetime extension when b = 1.2.
VIII. Conclusion
OLED panels are promising display devices capable of selfillumination and thus exhibited high power efficiency. However, OLED panel consumed comparable amount of power to LCD due to serious total internal reflection. All previous OLED power saving methods changed the pixel colors since the pixel color determined the OLED power consumption. Unfortunately, these methods resulted in significant degradation of the image. This paper presented the OLED power saving method that enabled only minimal pixel distortion, small enough to work with natural images. Furthermore, the proposed technique can be applied to most OLED panel structures. We developed a unique power saving technique based on a careful analysis of the OLED driver architectures. The proposed method is called OLED DVS. We scaled down the supply voltage and, in turn, dramatically reduced the wasted power caused by the voltage drop across the driver transistor as well as internal parasitic resistance. The proposed OLED DVS may have incurred image distortion after the supply voltage scaling. In that case, we compensated the image data based on the humanperceived colored space.
